鐢熸垚寮忎汉宸ユ櫤鑳藉揩閫熷彂灞曞绠楀姏涓庡瓨鍔涘憟鎸囨暟闇€姹傚闀匡紝杩涗竴姝ュ姞鍓т簡绠楀姏涓庡瓨鍔涗箣闂存棦鏈夌煕鐩撅紝鏃朵唬鍦ㄥ懠鍞ゆ洿澶х殑杩愬姏锛堝嵆璁＄畻涓庡瓨鍌ㄤ箣闂寸殑鏁版嵁浼犺緭锛?-AIGC鏃朵唬闇€瑕佹洿澶у甫瀹斤紝鏇翠负蹇€熺殑鏁版嵁浼犺緭璺緞銆?/span>

浼楁墍鍛ㄧ煡锛孭CIE鏄洰鍓嶆墍鐭ユ渶涓哄父瑙佺殑楂樻€ц兘I/O閫氫俊鍗忚锛屼絾鍙楅檺浜嶱CIE鎬荤嚎鐨?/span>鏍戝舰鎷撴墤浠ュ強鏈夐檺鐨勮澶囨爣璇咺D鍙风爜鑼冨洿锛岃嚧浣垮叾鏃犳硶褰㈡垚涓€涓ぇ瑙勬ā缃戠粶銆傚挨鍏跺湪NVMe澶ц妯′娇鐢ㄦ椂鍗犵敤澶ч噺鐨凱CIe绾胯矾锛屼娇鍏跺師鏈氨涓虹揣寮犵殑閫氶亾鏇存樉鎹夎瑙佽倶锛屽悓鏃朵篃闄愬埗浜咷PU銆丯IC銆丗PGA/ASIC鍗＄殑鎺ュ叆鏁伴噺銆傚敖绠″彲浠ヤ娇鐢≒CIe Switch鏉ョ紦瑙ｉ€氶亾鏁伴噺涓嶅鐨勯棶棰橈紝瀵逛簬PCIE鎬荤嚎璁惧ID鍙风殑涓嶈冻锛孭CIE Switch骞舵病鏈夊彲浠ヤ竴鍔虫案閫哥殑瑙ｅ喅鏂规銆?/span>

鑰孏en-Z鍒欐槸闄や簡CXL浜掕仈鎶€鏈箣澶栵紝鍦ㄦ暟鎹腑蹇冦€侀珮鎬ц兘璁＄畻棰嗗煙銆丄I棰嗗煙绛夊満鏅殑鍏ㄦ柊鏁版嵁璁惧浜掕仈鍗忚鐨勫彟涓€缁熸不鑰呫€侴en-Z鐨勫嚭鐜颁富瑕佹槸涓轰簡寮ヨˉCXL鍦ㄦ湇鍔″櫒鑺傜偣澶栭儴鐨勬満鏋跺眰绾э紝杩滆窛绂讳紶杈撳拰澶ц妯℃嫇鎵戜簰鑱斿満鏅殑缂洪櫡銆傚€煎緱涓€鎻愮殑鏄紝鍦?022骞碐en-Z 鑱旂洘鍚屾剰鎺ュ叆CXL 鎶€鏈崗璁紝涓や釜鑱旂洘瀹炵幇浜嗗崗璁吋瀹广€?/span>

鑻变紵杈句篃鎺ㄥ嚭浜嗗叾鑷富鐮斿彂鐨?/span>NVLink鎶€鏈紝NVLink鍚屾牱鎻愪緵楂樺甫瀹斤紝閫傜敤浜庤繛鎺VIDIA GPU銆侼VLink涔熸敮鎸丟PU涔嬮棿鐨勫唴瀛樺叡浜紝浼樺寲浜嗗ぇ瑙勬ā骞惰璁＄畻鐨勬€ц兘锛屽湪GPU涔嬮棿鐨勯€氫俊涓叿鏈夋洿浣庣殑寤惰繜銆侼VLink鍙互鏀寔CPU-GPU闂撮摼璺篃鍙互鏀寔GPU-GPU闂撮摼璺€傞櫎姝や箣澶栵紝鑻变紵杈捐繕鐮斿彂浜嗚嚜宸辩殑 NVLink Switch锛屾敮鎸佹惌杞?6涓狦PU+NVLink Switch锛屼笉杩囦环鏍兼槀璐点€?/span>

CXL鎿呴暱浜庤绠楃浉鍏崇殑鏁版嵁澶勭悊锛屽鏁版嵁涓績銆佷汉宸ユ櫤鑳姐€佺瀛﹁绠楃瓑搴旂敤棰嗗煙锛屽叿澶囨洿楂樼殑鐏垫椿鎬т笌楂樻€ц兘锛岃€孨VLink涓昏鐢ㄤ簬杩炴帴NVIDIA GPU锛屽湪鍥惧舰澶勭悊鍜屾繁搴﹀涔犵瓑棰嗗煙琛ㄧ幇鍑鸿壊銆?/span>

鍏跺疄鍦ㄦ渶鍒濅负浜嗚В鍐?CPU 鍜岃澶囥€佽澶囧拰璁惧涔嬮棿鐨勫唴瀛橀缚娌燂紝IBM灏辩巼鍏堟帹鍑轰簡CAPI锛圕oherent Accelerator Processor Interface锛夋帴鍙ｏ紝浣嗙敱浜嶪BM鍦ㄦ暟鎹腑蹇冭澶囧崰姣旂巼浣庝笌鏃ユ笎寮忓井鐨勫奖鍝嶅姏锛孋API骞舵病鏈夊緱鍒板ぇ瑙勬ā鐨勪娇鐢紝鑰屽悗鍙堟紨鍙樹簡閫愭笎婕斿寲鎴愪簡OpenCAPI銆傝€屽悗ARM鍙?/span>鍔犲叆鍙︿竴涓紑鏀剧殑璁垮瓨鍜孖/O缃戠粶骞冲彴锛圕CIX锛塁ache Coherent Interconnect for Accelerators銆傛€昏€岃█涔嬶紝鍦ㄧ爺鍙戞帹鍑虹殑鏃堕棿涓婏細CAPI->GenZ->CCIX->NVLINK->CXL銆?/span>

灏界瑙ｅ喅澶勭悊鍣ㄤ笌鍐呭瓨涔嬮棿閫氳鐡堕涔嬭矾姘告棤姝㈠锛屼絾鎴戜滑鍙互娓呮櫚棰勮鍦ㄤ笉杩滅殑灏嗘潵锛岄殢鐫€CXL鎶€鏈殑鍙戝睍锛屽唴瀛樿祫婧愬交搴曟睜鍖栵紝鏈嶅姟鍣ㄧ殑澶栬褰㈡€佸皢浼氬彂鐢熸牴鏈殑鍙樺寲锛屽瓨鍌ㄥ拰澶勭悊鍣ㄤ細琚垎绂诲紑鏉ワ紝鏀惧湪褰兼鐙珛鐨勬満绠卞唴銆?/span>